Introduction
Recently, marked improvement in flat panel displays (FPDs) such as liquid crystal displays (LCDs) and organic light emitting diode (OLED) displays have been achieved based on the development of high-performance thin-film transistors (TFTs). At present, hydrogenated amorphous silicon TFTs are widely utilized to the active matrix backplane of LCDs, however, with the increase in pixel number and frame rate, TFTs with higher mobility are required. For OLED display applications, long term reliability of TFTs under current drive is a crucial issue. Therefore, organic TFTs, 1) oxide TFTs, 2) and crystalline-Si TFTs are studied intensively now as the candidates for the next generation TFT channel materials. The crystalline Si TFT has attracted much attention because of their high field effect mobility, high reliability, and its ability to fabricate CMOS circuits. We have proposed the application of atmospheric pressure discharge micro-thermal-plasma-jet (-TPJ) to the crystallization of amorphous Si (a-Si) films. One can perform very low cost crystallization because of a very simple structure and high throughput. We have reported that high speed lateral crystallization (HSLC) within microseconds is induced by -TPJ irradiation to a-Si film on quartz. In HSLC-Si film, we intended to melt Si film and to move the molten region at a very high speed (4000 mm/s), which induce lateral temperature gradient and grain growth to a specific direction. We can confirm dendritic morphology from HSLC-Si films. The maximum grain size was roughly 60 m in length. TFT fabricated by HSLC-Si films showed very high field effect mobility of 350 cm 2 /Vs. 3) From the view point of industrial applications, we have to further improve two technological matters. First one is to apply HSLC to glass, which is widely used as display substrates. Second one is to control the crystalline growth position and direction, which is quite important to suppress device performance variation.
In this work, we introduced buffer SiO 2 layer to achieve HSLC of a-Si films on glass substrate. We tried to fabricate high performance TFTs on glass. For the position and direction control of grain growth, we introduced Si slit masks.
Experimental Procedure
After a wet chemical cleaning of glass substrate (Corning Eagle 2000), 0 ~ 600-nm-thick buffer SiO 2 layer were formed on glass substrate by remote plasma enhanced chemical vapor deposition (PECVD) at 300 ℃ and then 100-nm-thick a-Si films were formed by PECVD using SiH 4 and H 2 at 250℃. Dehydrogenation was carried out at a substrate temperature of 450℃ in N 2 ambient for 1 hour. The -TPJ was generated by DC arc discharge under atmospheric pressure with supplying power from 1.2 to 2.2 kW between electrodes. The distance between anode and cathode was 2.0 ~ 3.0 mm. Ar gas flow rate was varied from 7.0 to 9.8 L/min. The-TPJ was generated by blowing out the arc plasma through an orifice of 0.6 ~ 0.8 mm in diameter. The substrate was linearly moved by a motion stage in front of the -TPJ with scanning speed ranging from 1000 to 4000 mm/s. The distance between the plasma source and substrate was 0.8 ~ 1.0 mm. N-type top gate TFTs were fabricated on glass using -TPJ crystallized Si films by the following process steps. 4) Phosphorus doped a-Si film with a thickness of 20 nm was deposited on a 500-nm-thick buffer SiO 2 layer by PECVD and then patterned into islands to form source and drain regions by chemical dry etching (CDE). Intrinsic Non-doped a-Si film with a thickness of 20 nm was deposited on source and drain islands by PECVD at 250℃. Dehydrogenation was performed at 450℃ in N 2 ambient for 1 hour. The -TPJ irradiation was performed to crystallize the a-Si film and to activate the phosphorus atoms in source and drain regions, simultaneously. Si layer was then isolated to island shape by CDE. 120-nm-thick gate SiO 2 film was deposited by remote PECVD at 300℃. Source, drain and gate electrodes were formed by evaporation of Al after opening contact holes by wet etching. The maximum temperature throughout the fabrication process was 450℃.
In order to control the position and grain growth direction, a slit mask of 0.5 mm in width using 525-m-thick Si wafers was positioned directly on a-Si films during the -TPJ irradiation (Fig. 1) . Scan direction of -TPJ was perpendicular to the longer direction of the slit.
Results and Discussion
Many cracks were observed when a-Si film was directly deposited on glass and crystallized by -TPJ. However, with increasing buffer SiO 2 thickness (t b ), cracks markedly decreased. When t b is 500 nm, no cracks were observable. Figure 2 (a) shows the Raman scattering spectra of HSLC-Si films with the t b ranging from 0 to 553 nm. This result indicates that the HSLC-Si films in all t b obtained high-crystallinity comparable to HSLC-Si films on quartz substrate with crystalline volume fraction of almost 100%. The peak positions obtained from the spectra of Fig. 2(a) are plotted as functions of t b in Fig. 2(b) . Because glass substrate has Fig. 1 . Schematic diagram of the -TPJ irradiation to a-Si films with a slit mask of Si wafers. d e d A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 1 4 2 4 -1 4 2 5 larger coefficient of thermal expansion (CTE) than that of quartz, severe thermal stress is generated by temperature gradient near substrate surface. When we use no buffer layer, tensile strain in crystallized Si films is relaxed by formation of many cracks, which results in higher peak position. With increasing t b , tensile strain increases with decreasing number of cracks, which suggests that the SiO 2 layer plays a role as strain buffer. In conclusion, we can successfully crystallize a-Si films on glass by introducing ~500 nm buffer SiO 2 layer.
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Then, we fabricated TFTs on glass introducing 500-nm-thick buffer SiO 2 . Transfer characteristics of HSLC-TFT on glass substrate are shown in Fig. 3 . TFT fabricated by HSLC-Si on glass showed high field effect mobility of 267 cm 2 /Vs. The performance was comparable to that of TFTs fabricated on quartz in the same run.
In order to further improve the TFT performance, we introduced slit mask method. Optical microscope images of HSLC-Si films by -TPJ irradiation (a)without slit mask and (b) with a slit mask of 0.5 mm in width are shown in Fig. 4 . In the case without slit mask, the grain growth direction gradually changes from perpendicular to parallel with respect to the scan direction. However, in the case with a slit mask, the grain growth direction well controlled parallel to the slit width direction. This result suggested that temperature gradient in molten Si was well controlled by the slit mask.
In addition, in the case of using the slit mask, long grain growth of 160 m was confirmed near the center of the slit mask. Because of this result, position and direction of grain growth is very easily controllable by the position of the slit mask. An additional advantage of slit mask method is to reduce thermal incidence to the glass surface, which is effective to further reduce the thermal strain to glass.
Conclusion
We can perform HSLC to a-Si films on glass substrates by -TPJ irradiation by introducing buffer SiO 2 layer as thick as 500 nm. TFT fabricated by HSLC-Si film on glass with 500-nm-thick buffer SiO 2 layer showed high field effect mobility of 267 cm 2 /Vs. By positioning the slit mask on a-Si films during the -TPJ irradiation, it is possible to control the temperature gradient in molten Si and thus grain growth position and direction.
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